Regviz

Microchip Technology /ATSAMD51P19A /CoreDebug /DHCSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DHCSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME51J19A/CoreDebug/DHCSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (C_DEBUGEN)C_DEBUGEN 0 (C_HALT)C_HALT 0 (C_STEP)C_STEP 0 (C_MASKINTS)C_MASKINTS 0 (C_SNAPSTALL)C_SNAPSTALL 0 (S_REGRDY)S_REGRDY 0DBGKEY

Description

Debug Halting Control and Status Register

Fields

C_DEBUGEN
C_HALT
C_STEP
C_MASKINTS
C_SNAPSTALL
DBGKEY
S_REGRDY
S_HALT
S_SLEEP
S_LOCKUP
S_RETIRE_ST
S_RESET_ST

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data